Abstract-Degradation mechanisms accelerated by harsh conditions (high temperature, electrical stress) can affect circuit performances. Submitted to electromagnetic interferences, aged components can become more susceptible, which stirs up questions about the safety level of the final application. Unfortunately, the impact of circuit aging on its susceptibility level remains under evaluated and is not taken into account at circuit design level. This paper presents a first attempt of a modeling methodology aiming at predicting the impact of circuit aging on the susceptibility to electromagnetic interferences. This methodology is applied to model and explain the measured variation of the susceptibility level of phase-locked loop after an accelerated-life test.
INTRODUCTION
Ensuring low susceptibility (or high immunity) to electromagnetic interferences (EMI) of integrated circuits (IC) is necessary to ensure a sufficient safety level for electronic systems. In order to troubleshoot efficiently susceptibility issues, susceptibility of integrated circuits has to be taken into account as soon as possible at design level and dedicated modeling techniques, simulation methodologies and tools are required [1] . Although some publications about IC susceptibility modeling have been published recently [2] [3] , this research area still lacks attention. The susceptibility modelling issue remains a real challenge for IC manufacturers. Besides, IC are affected by failure mechanisms such as negative bias temperature instability or hot carrier injection during their lifetime [4] , accelerated by harsh environmental conditions such as high temperature or electrical overstress. Even if they trigger soft failures which do not compromise the circuit operation, they can have a significant impact on IC performances (leakage current, noise, operating frequency…). The susceptibility of ICs to voltage fluctuations induced by EMI can be also strongly affected. Recent publications have shown experimentally or by simulation the potential impact of IC intrinsic degradation mechanisms on susceptibility to EMI [5] [6] . The reduction of margin to EMI induced voltage fluctuations can have serious consequences on the long-term immunity to EMI and thus to the long-term safety of the application. Even if an aged circuit remains functional in nominal conditions, this circuit could fail for a smaller amount of EMI. Besides, typical EMC compliance tests done on "fresh devices" are not able to provide the evolution of susceptibility level after several of operation. This paper focuses on the long-term immunity issue induced by circuit aging. This paper describes a modeling methodology which aims at predicting the impact of circuit aging on the susceptibility to EMI. This approach is applied to propose an explanation about the variation of the susceptibility level of a phase-locked loop (PLL) measured after an accelerated-life test. The first part of the paper presents the experimental characterization of the conducted susceptibility of a PLL before and after accelerated aging. In the next part, the construction of the susceptibility model of the PLL is described. In the final part, this model is reused to simulate the sensitivity of the PLL susceptibility to transistor degradations induced by circuit aging.
II. CHARACTERIZATION OF AGING-INDUCED SUSCEPTIBILITY LEVEL DRIFT

A. Presentation of the case study
The study proposed in this paper is focused on a PLL embedded in a test chip developed in the 0.25 ȝm SMARTMOS technology from Freescale Semiconductor (Toulouse -France), dedicated to automotive applications. The test chip is packaged in a 64 pin Quad Flat Package and attached to EMC test board by a RF socket. Figure 1 describes the PLL schematic. The voltage controlled oscillator (VCO) is based on a delay-controlled ring oscillator. Its free running oscillation frequency is equal to 112 MHz in nominal conditions. The three subparts of the PLL have separated power supply pins in order to characterize separately their susceptibility. 
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B. Set-up description
The test consists in characterizing the susceptibility to conducted disturbances before and after accelerated-life tests on a lot of 10 samples (Fig. 2) . Accelerated life tests are based on an acceleration of the damage rate for relevant wear-out failure mechanisms due to overstress conditions (e.g. high temperature or overvoltage) applied for a short period of time. In this test, the samples are biased under overvoltage conditions at 150°C during 3 weeks, as recommended by [9] . The susceptibility characterization is based on the direct power injection (DPI) method defined by IEC 62132-3 standard [8] . This method is based on conducted injection of harmonic disturbances applied on one or several pins, which helps IC designers to evaluate the sensitivity at different frequencies of a pin or a block to EMI and locate origins of immunity problems. The conducted disturbances represent the unwanted RF-energy coupled on cable harness and PCB tracks. The test consists in determining the magnitude of conducted RF-disturbances (i.e. RF forward power) to induce a component failure, such as an erroneous operation (e.g. bit error) or loss of nominal performances (e.g. reduction of noise margin, jitter or increase of current consumption). Figure 3 describes the DPI set-up used for the susceptibility characterization of the PLL. The susceptibility of power supply voltage fluctuations is evaluated by conducted injection either on VCO, phase detector, or frequency divider power supply pin. The harmonic disturbance injections are done between 10 MHz and 1 GHz. The PLL output is monitored during the test. Voltage fluctuations coupled on VCO, frequency divider or phase detector power supplies are converted into timing jitter, which can affect the timing characteristics of PLL output signal or PLL stability. Therefore, a failure is detected when the period jitter on the PLL output signal exceeds 2 ns or when the PLL is unlocked.
Several precautions are taken to ensure susceptibility level differences measured after accelerated life tests result only from circuit aging. First, all the susceptibility tests are done at ambient temperature. Secondly, the repeatability of DPI tests is evaluated before all the tests on reference components. Thirdly, only the circuit samples are aged. During DPI tests, the samples are mounted on EMC test board on sockets. Figure 3 . Conducted susceptibility characterization of the PLL using DPI standard [4] : conducted injection is performed either on VCO, phase detector or frequency divider power supply pin
C. Experimental results -Variation of the immunity level of the PLL induced by accelerated aging
First, the susceptibility levels of the PLL for conducted injection on VCO, phase detector or frequency divider power supply pins are compared, as shown on figure 4. The highest susceptibility level is measured for conducted injection on VCO power supply. The PLL is 10 dB more immune to conducted injection on phase detector or frequency divider power supply. This difference demonstrates that the VCO is the most sensitive PLL blocks to EMI-induced voltage fluctuations. Voltage fluctuations on phase detector or frequency divider power supply pins induce also a VCO failure. Therefore, the following study is only focused on conducted injection on VCO power supply pin and the consequences of circuit aging on susceptibility.
After 408 hours of accelerated-life tests, the ten samples remain operational [7] . The PLL is still locked in nominal conditions. Externally, no serious degradations or failures can be noticed externally (such as current consumption, signal integrity, I/O characteristics). The only variation which can be externally measured is a slight reduction of several MHz of free running oscillation frequency.
However, the PLL is become more sensitive to VCO power supply fluctuations after aging. Figure 5 shows the average variation of immunity level of the PLL for the ten samples after aging. The average reduction exceeds 2 dB for 4 samples and 1 dB for 2 samples. The worst case average reduction reaches up to 8 dB. For half of the components, a large variation is observed after aging over a large frequency range. For example, figure 6 compares the immunity level of the PLL of sample 6 before and after accelerated life test. The maximum reduction reaches 10 dB. All the samples do not follow the same evolution after aging. Figure 7 illustrates the dispersion of the immunity level drift per frequency band. The average immunity level reduction over the range 10 MHz -1 GHz is equal to 2.6 dB. After aging, the dispersion of the immunity level between components has increased, which evolves from 1.6 dB to 4.8 dB. An internal reliability analysis of all samples was not possible, so that the origins of the immunity reduction can not be determined experimentally. Nevertheless, the reduction of susceptibility level of the PLL can be correlated to the reduction of the free running oscillation frequency. The aging has contributed to slow down the VCO and thus shift the capture range of the PLL. In nominal conditions, the degradations induced by aging are not enough large to lead to PLL failure. However, they have seriously reduced the margin to voltage fluctuations and increased the susceptibility of the PLL to EMI. This reduction of susceptibility level could not be anticipated from susceptibility characterization of fresh samples. Only susceptibility measurements of aged components or CAD simulation could predict these variations. In the next part, a prediction methodology of evolution of circuit susceptibility will be proposed and tested on the PLL case study.
Immunity Level reduction after aging
Immunity level drift -VCO
-
III. LONG-TERM IMMUNITY PREDICTION METHODOLOGY
Aging has a serious impact on VCO performances. Degradation mechanisms activated by harsh conditions of the accelerated-life test affect transistor parameters, and thus the circuit response and its susceptibility to EMI. The prediction of change of immunity level induced by aging relies on:
• a model of the susceptibility of the circuit,
• a model which integrates the effect of device aging, i.e. the degraded transistors can be identified and their characteristics can be changed according to an aging model. Figure 8 describes the proposed methodology to simulate the change of the immunity induced by aging, integrated in IC-EMC software [10] . Fresh and aged transistor models are included on device library, which can be extracted by device characterization, or by aging simulation. First, the susceptibility level of the "fresh" circuit is extracted. The circuit model only includes "fresh" transistor model. Secondly, an analysis of the circuit aging identifies which transistors are affected by degradation mechanisms and changes transistor models. Finally the susceptibility level of the "aged" circuit is extracted and compared to the level of the "fresh" circuit. In the following parts, the extraction of the susceptibility model of the PLL and the integration of degradation mechanisms effects are described. 
A. Susceptibility model construction
The structure of the PLL susceptibility model relies on ICIM standard proposal [11] . The model presents two parts:
• The Internal Behavior (IB) block which describes the nominal operation of the PLL and detects failures induced by EMI coupling
• The Power Distribution Network (PDN) which describes the coupling path of the EMI to the sensitive nodes of the PLL. The PDN includes the DPI injection system, test board tracks, package and on-chip interconnects. Figure 9 describes the simplified structure of the model. DPI injection system, PCB, package and on-chip PDN models are extracted by S parameters measurements. The IB block is directly extracted from the PLL schematic. The immunity criterion is the maximum period jitter acceptable on the PLL output (+/-5 % of the PLL period). Figure 10 presents the comparison between the measured and the simulated susceptibility level of the PLL. A good correlation is observed between 10 MHz and 1 GHz. The immunity level at low frequency is very high because of the external decoupling capacitances placed on VCO power supply. The susceptibility peak about 550 MHz is due to both package resonance and a higher sensitivity of the PLL to power supply fluctuations. A quantitative prediction of the effect of aging on susceptibility relies on the identification of critical transistors (e.g. based on electrical simulations or functional analysis [12] ) and the extraction of variation laws for transistor electrical parameters vs. stress conditions and time. In this case study, the absence of characterization of transistor degradations prevents from an accurate prediction of susceptibility level drift. In spite of the absence of experimental characterization, we attempt to test different scenarios of transistor degradation and simulate the impact on PLL susceptibility with the previous model. In the different scenarios, different transistors of the VCO can be affected by aging. The aged device parameters can also be varied to observe the impact of the degradations of a specific transistor on the whole circuit susceptibility. Even if this methodology can not confirm the origin of susceptibility drift, it can help to propose and consolidate assumptions about the origins of susceptibility increase.
B. Susceptibility model validation
First, the most likely scenarios of transistor degradation have to be set, i.e. propose the location of degraded devices and device parameters affected by degradation mechanisms. Reliability publications report that transistor degradation mechanisms such as Negative Bias Temperature Instability (NBTI) or Hot Carrier Injection (HCI) can have a significant impact on circuit performances by increasing transistor threshold voltage and altering carrier mobility and drain current [4] [13] [14] . In the following analysis, we assume that threshold voltage and mobility are the only model parameters affected by aging.
Some assumptions can also be done about the location of degradations. The degradation can be located on the transistors which have a serious contribution on VCO free running oscillation frequency. The variation of PLL susceptibility is linked to a VCO slowing down, mainly due to the delay increase of VCO delay cell ( Fig. 1-b) . A degradation of drain current of delay cell transistors leads to an increase of their channel resistances which contributes to increase the delay. As the channel resistance of the delay cell PMOS transistor is smaller than NMOS channel resistance, the delay is more sensitive to PMOS degradation. Besides, an analysis of the voltage conditions across each terminal of the delay cell transistors shows that the PMOS gate is usually negatively biased compared to the source, which can accelerate NBTI mechanism. Thus, we will assume that the degradation of the PMOS transistor is the origin of VCO slowing down and the increase of PLL susceptibility.
From this hypothesis, the effect on the PLL susceptibility is simulated. The sensitivity of the susceptibility level to delay cell PMOSFET is now investigated. Figure 11 presents the evolution of the susceptibility level at 550 MHz for different types of degradation: either the threshold voltage is increased, or the carrier mobility is decreased, or both parameters are changed. In any case, transistor degradations lead to a reduction of the immunity level up to 6 dB, before leading a failure of the PLL in nominal operation. The result shows also that the delay cell is more sensitive to mobility change. The worst case situation is now considered: the mobility is decreased while the threshold voltage is increased by 10% of their nominal value. The PLL susceptibility level is simulated between 10 MHz and 1 GHz. Figure 12 presents the comparison between the susceptibility level of fresh and aged PLL. It can be noticed that the susceptibility is reduced over a large frequency range. The evolution after aging of the simulated susceptibility level is similar to the measured one: in simulation, the average reduction is about 1.6 dB and the susceptibility level drift is observed over the same frequency range. Even if the absence of internal reliability analysis prevents from validating this scenario, this attempt of analysis by simulation shows that a degradation of threshold voltage and mobility of PMOS transistor of delay cell can lead to a reduction of the margin to power supply voltage fluctuations. Experimental characterizations of device degradation mechanisms are necessary to extract the evolution of device parameter induced by aging and predict the evolution of susceptibility level to EMI.
VI. CONCLUSION
This article has been focused on the issue of long-term susceptibility of integrated circuits, which relates to the prediction of changes of susceptibility induced by circuit aging. The long-term immunity has to be ensured at circuit design level to guarantee a high level of safety of the final electronic applications. This paper has presented a simulation methodology to predict the impact of circuit aging on susceptibility. This method has been applied to model and explain the variation of susceptibility level of a phase-locked loop measured after an accelerated-life test. An electrical model of the PLL has been developed to predict the susceptibility level of the PLL to conducted disturbances coupled on the VCO power supply pin. A hypothesis has been proposed about the origin of the susceptibility level drift. The degradation of carrier mobility and threshold voltage of the PMOS transistor of the VCO delay cell slow down the VCO, modify the capture range of the PLL and thus increase the susceptibility. Including the change of transistor parameters in the susceptibility model has induced a similar reduction of immunity level as the measured one.
